

Code optimizations for tight worst-case execution times (WCETs) on many-core architectures

Scientific context

Safety-critical systems (e.g. avionics, medical devices, automotive, ...) have so far used simple uni-core hardware systems in order to control their predictability, in order to meet timing constraints. Still, many critical embedded systems have increasing demand in computing power, and simple uni-core processors are not sufficient anymore. General-purpose multi-core processors are not suitable for safety-critical real-time systems, because they include complex micro-architectural elements (cache hierarchies, branch, stride and value predictors) meant to improve average-case performance, and for which worst-case performance (worst-case execution times, WCET) is difficult to predict.

Some architectures were designed with both performance and predictability in mind, and are good candidates to run critical real-time software. Examples of such architectures are the Kalray MPPA many-core architecture (<http://www.kalrayinc.com>) or the Recore many-core hardware (<http://www.recoresystems.com/>).

PhD proposal

The objective of this PhD thesis is to design code optimization methods enabling the calculation of tight worst-Case Execution Time (WCET) estimates on many-core architectures. The classes of considered code optimizations methods will encompass:

- automatic code parallelization techniques, to automatically parallelize loop nests or applications developed in high-level models of computation
- code transformations and code generation techniques for tighter predictions of contentions to access shared resources (bus, network on chip, etc)
- code mapping techniques to optimize the end-to-end application execution time (e.g. mapping on the same core of communicating threads of the same application)
- local transformations of sequential codes enabling tight computations of WCETs, complementarily with existing work on the topic

The considered architecture will be a many core architecture a la Kalray/Recore. A side product of the PhD thesis could be the proposal of new architectural components for predictable many-cores.

Thesis supervisors will be members of the Alf and Cairn research groups (Alf for expertise on WCET computation, computer architecture and compilers, Cairn for automatic parallelization and compilers). The code optimization and WCET calculation techniques developed during the thesis will be integrated in the compiler and WCET calculation toolchains available in both groups.

Bibliographic references

1. Reinhard Wilhelm, Jakob Engblom, Andreas Ermedahl, Niklas Holsti, Stephan Thesing, David B. Whalley, Guillem Bernat, Christian Ferdinand, Reinhold Heckmann, Tulika Mitra, Frank Mueller, Isabelle Puaut, Peter P.uschner, Jan Staschulat, Per Stenström: The worst-case execution-time problem - overview of methods and survey of tools. *ACM Trans. Embedded Comput. Syst.* 7(3): (2008)
2. D. Potop-Butucaru, I. Puaut. Integrated Worst-Case Execution Time Estimation of Multicore Applications. 13th International workshop on Worst-Case Execution Time Analysis, July 2013.

3. A. G. Fernandez, J. Abella, E. Quinones, C. Rochange, T. Vardanega, F. J. Cazorla. Contention in Multicore Hardware Shared Resources: Understanding of the State of the Art. 14th International Workshop on Worst-Case Execution Time Analysis, July 2014
4. Kalray MPPA 256 programmable manycore processor. <http://www.kalray.eu/products/mppa-manycore/mppa-256/>

Keywords:

Real-time

Multi-core

Worst-case execution time estimation